Skip to content

John Paul Shen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

66

Venues

22

Active years

1980–2026

Best venue rank

A*

Where they publish

Papers

66 indexed papers, newest first.

YearVenueTitleAuthors
2026ASPLOSMugi: Value Level Parallelism For Efficient LLMs.Daniel Price, Prabhu Vellaisamy, John Paul Shen, Di Wu
2026ISPASSTaxBreak: Unmasking the Hidden Costs of LLM Inference Through Overhead Decomposition.Prabhu Vellaisamy, Shreesh Tripathi, Vignesh Natarajan, Surya Santhan Thenarasu, Shawn Blanton, John Paul Shen
2025DATETempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs.Prabhu Vellaisamy, Harideep Nair, Thomas Kang, Yichen Ni, Haoyang Fan, Bin Qi, Jeff Chen, R. D. Shawn Blanton, John Paul Shen
2025ISPASSCharacterizing and Optimizing LLM Inference Workloads on CPU-GPU Coupled Architectures.Prabhu Vellaisamy, Thomas Labonte, Sourav Chakraborty, Matt Turner, Samantika Sury, John Paul Shen
2023ISCAStuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI.Harideep Nair, Prabhu Vellaisamy, Albert Chen, Joseph Finn, Anna Li, Manav Trivedi, John Paul Shen
2021ICASSPUnsupervised Clustering of Time Series Signals Using Neuromorphic Energy-Efficient Temporal Neural Networks.Shreyas Chaudhari, Harideep Nair, Jos M. F. Moura, John Paul Shen
2017AAAISpace-Time Graph Modeling of Ride Requests Based on Real-World Data.Abhinav Jauhri, Brian Foo, Jrme Berclaz, Chih Chi Hu, Radek Grzeszczuk, Vasu Parameswaran, John Paul Shen
2006ISCAMultiple Instruction Stream Processor.Richard A. Hankins, Gautham N. Chinya, Jamison D. Collins, Perry H. Wang, Ryan N. Rakvic, Hong Wang, John Paul Shen
2006MICRODie Stacking (3D) Microarchitecture.Bryan Black, Murali Annavaram, Ned Brekelbaum, John DeVale, Lei Jiang, Gabriel H. Loh, Don McCaule, Patrick Morrow, Donald W. Nelson, Daniel Pantuso, Paul Reed, Jeff Rupley, Sadasivan Shankar, John Paul Shen, Clair Webb
2005ISCAMitigating Amdahl's Law through EPI Throttling.Murali Annavaram, Ed Grochowski, John Paul Shen
2004ASPLOSHelper threads via virtual multithreading on an experimental itaniumPerry H. Wang, Jamison D. Collins, Hong Wang, Dongkeun Kim, Bill Greene, Kai-Ming Chan, Aamir B. Yunus, Terry Sych, Stephen F. Moore, John Paul Shen
2004CGOPhysical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors.Dongkeun Kim, Shih-Wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar, John Paul Shen
2004HPCAHardware Support for Prescient Instruction Prefetch.Tor M. Aamodt, Paul Chow, Per Hammarlund, Hong Wang, John Paul Shen
2004ICCDBest of Both Latency and Throughput.Ed Grochowski, Ronny Ronen, John Paul Shen, Hong Wang
2003MICROScaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice.Richard A. Hankins, Trung A. Diep, Murali Annavaram, Brian Hirano, Harald Eri, Hubert Nueckel, John Paul Shen
2003SIGMETRICSA framework for modeling and optimization of prescient instruction prefetch.Tor M. Aamodt, Pedro Marcuello, Paul Chow, Antonio Gonzlez, Per Hammarlund, Hong Wang, John Paul Shen
2002HPCANon-Vital Loads.Ryan N. Rakvic, Bryan Black, Deepak Limaye, John Paul Shen
2002HPCAMemory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation.Perry H. Wang, Hong Wang, Jamison D. Collins, Ed Grochowski, Ralph-Michael Kling, John Paul Shen
2002ICCDBranch Behavior of a Commercial OLTP Workload on Intel IA32 Processors.Murali Annavaram, Trung A. Diep, John Paul Shen
2002PLDIPost-Pass Binary Adaptation for Software-Based Speculative Precomputation.Shih-Wei Liao, Perry H. Wang, Hong Wang, John Paul Shen, Gerolf Hoflehner, Daniel M. Lavery
2001HPCARegister Renaming and Scheduling for Dynamic Execution of Predicated Code.Perry H. Wang, Hong Wang, Ralph-Michael Kling, Kalpana Ramakrishnan, John Paul Shen
2001ICCDParallel Cachelets.Deepak Limaye, Ryan N. Rakvic, John Paul Shen
2001ICCDClear and Present Tensions in Microprocessor Design.John Paul Shen
2001ISCASpeculative precomputation: long-range prefetching of delinquent loads.Jamison D. Collins, Hong Wang, Dean M. Tullsen, Christopher J. Hughes, Yong-Fong Lee, Daniel M. Lavery, John Paul Shen
2001MICRODynamic speculative precomputation.Jamison D. Collins, Dean M. Tullsen, Hong Wang, John Paul Shen
2000ISCAInstruction path coprocessors.Yuan C. Chou, John Paul Shen
2000ISCACompletion time multiple branch prediction for enhancing trace cache performance.Ryan N. Rakvic, Bryan Black, John Paul Shen
2000MICROPipeRench implementation of the instruction path coprocessor.Yuan C. Chou, Pazhani Pillai, Herman Schmit, John Paul Shen
1999EuroParMispredicted Path Cache Effects.Jonathan Combs, Candice Bechem Combs, John Paul Shen
1999ISCAThe Block-Based Trace Cache.Bryan Black, Bohuslav Rychlik, John Paul Shen
1999ICSReducing branch misprediction penalties via dynamic control independence detection.Yuan C. Chou, Jason Fung, John Paul Shen
1999VLSIDSuperscalar Processor Validation at the Microarchitecture Level.Noppanunt Utamaphethai, R. D. (Shawn) Blanton, John Paul Shen
1999RTSSSystem-Level Issues for Software Thread Integration: Guest Triggering and Host Selection.Alexander G. Dean, John Paul Shen
1998ICSLoad Execution Latency Reduction.Bryan Black, Brian Mueller, Stephanie Postal, Ryan N. Rakvic, Noppanunt Utamaphethai, John Paul Shen
1998RTSSTechniques for Software Thread Integration in Real-Time Embedded Systems.Alexander G. Dean, John Paul Shen
1997EuroParA Realistic Study on Multithreaded Superscalar Processor Design.Yuan C. Chou, Daniel P. Siewiorek, John Paul Shen
1997EuroParThe Performance Potential of Value and Dependence Prediction.Mikko H. Lipasti, John Paul Shen
1997HPCAA Framework for Statistical Modeling of Superscalar Processor Performance.Derek B. Noonburg, John Paul Shen
1996ASPLOSThe Intrinsic Bandwidth Requirements of Ordinary Programs.Andrew S. Huang, John Paul Shen
1996ASPLOSValue Locality and Load Value Prediction.Mikko H. Lipasti, Christopher B. Wilkerson, John Paul Shen
1996ICCDCan Trace-Driven Simulators Accurately Predict Superscalar Performance?Bryan Black, Andrew S. Huang, Mikko H. Lipasti, John Paul Shen
1996MICROExceeding the Dataflow Limit via Value Prediction.Mikko H. Lipasti, John Paul Shen
1995ISCAPerformance Evaluation of the PowerPC 620 Microarchitecture.Trung A. Diep, Christopher Nelson, John Paul Shen
1995MICROA limit study of local memory requirements using value reuse profiles.Andrew S. Huang, John Paul Shen
1994ISCASpeculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation.Andrew S. Huang, Gert Slavenburg, John Paul Shen
1994MICROTheoretical modeling of superscalar processor performance.Derek B. Noonburg, John Paul Shen
1993ICCDArchitecture-Compatible Code Boosting for Performance Enhancement of the IBM RS/6000.Trung A. Diep, Mikko H. Lipasti, John Paul Shen
1993MICROEXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors.Trung A. Diep, John Paul Shen, Mike Phillip
1991ASPLOSA Variable Instruction Stream Extension to the VLIW Architecture.Andrew Wolfe, John Paul Shen
1991ISCAInstruction Level Profiling and Evaluation of the IBM/6000.Chriss Stephens, Bryce Cogswell, John Heinlein, Gregory Palmer, John Paul Shen
1991MICROImplementation Optimization Techniques for Architecture Synthesis of Application-Specific Processors.Maurcio Breternitz Jr., John Paul Shen
1991MICROAn Instruction-Level Performance Analysis of the Multiflow TRACE 14/300.Michael A. Schuette, John Paul Shen
1990DACArchitecture Synthesis of High-Performance Application-Specific Processors.Maurcio Breternitz Jr., John Paul Shen
1990ICCADEvaluation and Synthesis of Self-Monitoring State Machines.Scott H. Robinson, John Paul Shen
1988ISCAThe White Dwarf: A High-Performance Application-Specific Processor.Andrew Wolfe, Maurcio Breternitz Jr., Chriss Stephens, A. L. Ting, David Blair Kirk, Ronald P. Bianchini Jr., John Paul Shen
1988ITCExtraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis.John Paul Shen, F. Joel Ferguson
1988ITCContinuous Signature Monitoring: Efficient Concurrent-Detection of Processor Control Errors.Kent D. Wilken, John Paul Shen
1988MICROOrganization of array data for concurrent memory access.Maurcio Breternitz Jr., John Paul Shen
1988MICROFlexible processors: a promising application-specific processor design approach.Andrew Wolfe, John Paul Shen
1985ITCAutomated Design for Testability of Semicustom Integrated Circuits.Patrick P. Fasang, Michael A. Schuette, John Paul Shen, William A. Gwaltney
1984ITCSystematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells.Wojciech Maly, F. Joel Ferguson, John Paul Shen
1983ARITHThe design of two easily-testable VLSI array multipliers.F. Joel Ferguson, John Paul Shen
1983ICPPEasily-Testable (N, K) Shuffle/Exchange Networks.David C. H. Lee, John Paul Shen
1983ITCOn-Line Self-Monitoring Using Signatured Instruction Streams.Michael A. Schuette, John Paul Shen
1982ICPPFault tolerance analysis of several interconnection networks.John Paul Shen
1980ISCAFault Tolerance of a Class of Connecting Networks.John Paul Shen, John P. Hayes