Skip to content

Mario Barbareschi

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

31

Venues

17

Active years

2013–2026

Best venue rank

C

Where they publish

Papers

31 indexed papers, newest first.

YearVenueTitleAuthors
2026DDECSComparative Analysis of Hardware Accelerator Architectures for Performance and Energy Efficient Deep Neural Network Execution.Salsabil Saoudi, Mario Barbareschi, Alberto Bosio
2026ETSTest Sample Ranking for Fault Detection in Decision Tree-based Inference Model.Antonio Emmanuele, Mario Barbareschi, Alberto Bosio
2026ICSAAdvancing Decision Tree-Based Online Inference for Edge Computing.Lorenzo Abate, Mario Barbareschi
2025AINAPUF-Based Secure Key Management for Continuum Computing.Mario Barbareschi, Valentina Casola, Antonio Emmanuele, Daniele Lombardi
2025AINABridging Efficient and Explainable Traffic Flow Prediction on the Edge.Mario Barbareschi, Antonio Emmanuele, Nicola Mazzocca, Franca Rocco di Torrepadula
2025DDECSAutomatic generation of input-aware approximate arithmetic circuits.Mario Barbareschi, Salvatore Barone, Alberto Bosio, Bastien Deveautour, Ali Piri, Marcello Traiola
2025DSDDesigning Energy-Efficient Approximate Circuits for the FPGA Technology.Mario Barbareschi, Salvatore Barone, Nicola Mazzocca, Alberto Moriconi
2025DSNA Margin Based Early-Stopping Approach for Random Forest Classifiers.Mario Barbareschi, Antonio Emmanuele
2025EDCCHarnessing Explainable AI in Railway: A Decision Tree-Based Approach.Mario Barbareschi, Antonio Emmanuele, Nicola Mazzocca, Franca Rocco di Torrepadula
2024ISORCSRAM-PUF Authentication Schemes Empowered with Blockchain on Resource-Constrained Microcontrollers.Mario Barbareschi, Franco Cirillo, Christian Esposito
2023CloudComEnsuring End-to-End Security in Computing Continuum Exploiting Physical Unclonable Functions.Mario Barbareschi, Valentina Casola, Daniele Lombardi
2023DATEA Step Toward Safe Unattended Train Operations: A Pioneer Vital Control Module.Giovanni Mezzina, Arturo Amendola, Mario Barbareschi, Salvatore De Simone, Grazia Mascellaro, Alberto Moriconi, Cataldo Luciano Saragaglia, Diana Serra, Daniela De Venuto
2023DSNInput-aware accuracy characterization for approximate circuits.Ali Piri, Salvatore Pappalardo, Salvatore Barone, Mario Barbareschi, Bastien Deveautour, Marcello Traiola, Ian O'Connor, Alberto Bosio
2023VTSSpecial Session: Approximation and Fault Resiliency of DNN Accelerators.Mohammad Hasan Ahmadilivani, Mario Barbareschi, Salvatore Barone, Alberto Bosio, Masoud Daneshtalab, Salvatore Della Torca, Gabriele Gavarini, Maksim Jenihhin, Jaan Raik, Annachiara Ruospo, Ernesto Snchez, Mahdi Taheri
2022DDECSA Design Space Exploration Framework for Memristor-Based Crossbar Architecture.Mario Barbareschi, Alberto Bosio, Ian O'Connor, Petr Fiser, Marcello Traiola
2021QUATICEnforcing Mutual Authentication and Confidentiality in Wireless Sensor Networks Using Physically Unclonable Functions: A Case Study.Mario Barbareschi, Salvatore Barone, Alfonso Fezza, Erasmo La Montagna
2021QUATICScrum for Safety: Agile Development in Safety-Critical Software Systems.Riccardo Carbone, Salvatore Barone, Mario Barbareschi, Valentina Casola
2020DATEMaximizing Yield for Approximate Integrated Circuits.Marcello Traiola, Arnaud Virazel, Patrick Girard, Mario Barbareschi, Alberto Bosio
2019WETICEPUF-Enabled Authentication-as-a-Service in Fog-IoT Systems.Mario Barbareschi, Alessandra De Benedictis, Erasmo La Montagna, Antonino Mazzeo, Nicola Mazzocca
2018DDECSSynthesis of Finite State Machines on Memristor Crossbars.Umberto Ferrandino, Marcello Traiola, Mario Barbareschi, Antonino Mazzeo, Petr Fiser, Alberto Bosio
2018DDECSOn the Comparison of Different ATPG Approaches for Approximate Integrated Circuits.Marcello Traiola, Arnaud Virazel, Patrick Girard, Mario Barbareschi, Alberto Bosio
2018IOLTSPredicting the Impact of Functional Approximation: from Component- to Application-Level.Marcello Traiola, Alessandro Savino, Mario Barbareschi, Stefano Di Carlo, Alberto Bosio
2017DDECSFormal Design Space Exploration for memristor-based crossbar architecture.Marcello Traiola, Mario Barbareschi, Alberto Bosio
2017DDECSTowards approximation during test of Integrated Circuits.Imran Wali, Marcello Traiola, Arnaud Virazel, Patrick Girard, Mario Barbareschi, Alberto Bosio
2016AINAImplementing Hardware Decision Tree Prediction: A Scalable Approach.Mario Barbareschi
2016AINAAutomatic Design Space Exploration of Approximate Algorithms for Big Data Applications.Mario Barbareschi, Federico Iannucci, Antonino Mazzeo
2014IRIAdvancing WSN physical security adopting TPM-based architectures.Mario Barbareschi, Ermanno Battista, Antonino Mazzeo, Sridhar Venkatesan
2014IRIA hardware accelerator for data classification within the sensing infrastructure.Mario Barbareschi, Ermanno Battista, Nicola Mazzocca, Sridhar Venkatesan
2013ICA3PPTowards Automatic Generation of Hardware Classifiers.Flora Amato, Mario Barbareschi, Valentina Casola, Antonino Mazzeo, Sara Romano
2013ICA3PPNetwork Traffic Analysis Using Android on a Hybrid Computing Architecture.Mario Barbareschi, Antonino Mazzeo, Antonino Vespoli
2013IDCAn FPGA-Based Smart Classifier for Decision Support Systems.Flora Amato, Mario Barbareschi, Valentina Casola, Antonino Mazzeo