Skip to content

Sandip Ray

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

53

Venues

19

Active years

2004–2026

Best venue rank

A*

Where they publish

Papers

53 indexed papers, newest first.

YearVenueTitleAuthors
2026VTSVTS2026 Student Forum.Davide Baroffio, Federico Reghenzani, William Fornaciari, Dipal Halder, Sandip Ray
2025MASSBit-Flipping Attack Exploration and Countermeasure in 5G Network.Joon Kim, Chengwei Duan, Sandip Ray
2025MASSAutomotive Security Virtual Exploration Platform for Wheel Speed Sensor Attacks.Kyra Nhat-Thy Vo, Bhagawat Baanav Yedla Ravi, Mustafa Mohammad Shaky, Sandip Ray
2025VTSCLIP: A Structural Approach to Cut Points Matching for Logic Equivalence Checking.Dinesh Reddy Ankireddy, Sudipta Paria, Aritra Dasgupta, Sandip Ray, Swarup Bhunia
2025VTSSpecial Session: Security Verification of Microelectronic Systems with Integrated AI Accelerators: Scope, Practice, and Challenges.Kazi Mejbaul Islam, Tambiara Tabassum, Dipal Halder, Sandip Ray
2024FCCMPhD Project: Reconfigurable Network on Chip Architecture Through Topology Obfuscation For Protecting SoC Against Reverse Engineering.Dipal Halder, Sandip Ray
2023CASESWork-in-Progress: Towards Evaluating CNNs Against Integrity Attacks on Multi-tenant Computation.Xiangru Chen, Dipal Halder, Kazi Mejbaul Islam, Sandip Ray
2023iLRNsc IVE: An Immersive Virtual Environment for Automotive Security Exploration.Richard Owoputi, Md Rafiul Kabir, Sandip Ray
2023ISCASGERALT: Real-time Detection of Evasion Attacks in Deep Learning Systems.Xiangru Chen, Sandip Ray
2023MOBIHOCPoster: Efficient Exploration of Automotive Ranging Sensor Attacks.Jack Carter, Bhagawat Baanav Yedla Ravi, Md Rafiul Kabir, Sandip Ray
2023MOBIHOCPoster: Scenario Creation for Immersive Automotive Security Exploration.Aidan Kwok, Richard Owoputi, Sandip Ray
2023MOBIHOCPoster: Vehicle-to-Infrastructure Security for Reduced Speed Work Zone.Patrick M. Mendoza, Tashfique Hasnine Choudhury, Sandip Ray
2023VTCVeCAEP: A Hands-on Exploration Platform for Vehicular Communication Attacks.Darshith Madvinkodi Prakash, Bhagawat Baanav Yedla Ravi, Srivalli Boddupalli, Sandip Ray
2022ASPDACFirVer: Concolic Testing for Systematic Validation of Firmware Binaries.Tashfia Alam, Zhenkun Yang, Bo Chen, Nicholas Armour, Sandip Ray
2021DACSoCCAR: Detecting System-on-Chip Security Violations Under Asynchronous Resets.Xingyu Meng, Kshitij Raj, Atul Prasad Deb Nath, Kanad Basu, Sandip Ray
2021DATECASTLE: Architecting Assured System-on-Chip Firmware Integrity.Sandip Ray, Atul Prasad Deb Nath, Kshitij Raj, Swarup Bhunia
2021ETSSynergies Between Delay Test and Post-silicon Speed Path Validation: A Tutorial Introduction.Sandip Ray, Arani Sinha
2021ICCDUniversal Neural Network Acceleration via Real-Time Loop Blocking.Jiaqi Zhang, Xiangru Chen, Sandip Ray
2018ASPDACSystem-on-chip security architecture and CAD framework for hardware patch.Atul Prasad Deb Nath, Sandip Ray, Abhishek Basak, Swarup Bhunia
2018DACApplication level hardware tracing for scaling post-silicon debug.Debjit Pal, Abhishek Sharma, Sandip Ray, Flavio M. de Paula, Shobha Vasudevan
2018DACProtecting the supply chain for automotives and IoTs.Sandip Ray, Wen Chen, Rosario Cammarota
2017ASPDACMUTARCH: Architectural diversity for FPGA device and IP security.Robert Karam, Tamzidul Hoque, Sandip Ray, Mark Tehranipoor, Swarup Bhunia
2017DACExtensibility in Automotive Security: Current Practice and Challenges: Invited.Sandip Ray, Wen Chen, Jayanta Bhadra, Mohammad Abdullah Al Faruque
2017ICCADTransportation security in the era of autonomous vehicles: Challenges and practice.Sandip Ray
2017ICCDA Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug.Yuting Cao, Hao Zheng, Hernan M. Palombo, Sandip Ray, Jin Yang
2016DACExploiting design-for-debug for flexible SoC security architecture.Abhishek Basak, Swarup Bhunia, Sandip Ray
2016DATEExploiting transaction level models for observability-aware post-silicon test generation.Farimah Farahmandi, Prabhat Mishra, Sandip Ray
2016DATEValidating scheduling transformation for behavioral synthesis.Zhenkun Yang, Kecheng Hao, Kai Cong, Li Lei, Sandip Ray, Fei Xie
2016ICCADMultilevel design understanding: from specification to logic (invited paper).Sandip Ray, Ian G. Harris, Grschwin Fey, Mathias Soeken
2016ICCDThe power play: Security-energy trade-offs in the IoT regime.Sandip Ray, Tamzidul Hoque, Abhishek Basak, Swarup Bhunia
2016VTSSecurity validation in IoT space.Sandip Ray, Swarup Bhunia, Yier Jin, Mark Tehranipoor
2015DACCorrectness and security at odds: post-silicon validation of modern SoC designs.Sandip Ray, Jin Yang, Abhishek Basak, Swarup Bhunia
2015FMCADTransaction Flows and Executable Models: Formalization and Analysis of Message passing Protocols.Murali Talupur, Sandip Ray, John Erickson
2015ICCADA Flexible Architecture for Systematic Implementation of SoC Security Policies.Abhishek Basak, Swarup Bhunia, Sandip Ray
2015ICCADCan't See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection.Sai Ma, Debjit Pal, Rui Jiang, Sandip Ray, Shobha Vasudevan
2015ICCADSecurity Policy Enforcement in Modern SoC Designs.Sandip Ray, Yier Jin
2014DACScalable Certification Framework for Behavioral Synthesis Front-End.Zhenkun Yang, Kecheng Hao, Kai Cong, Li Lei, Sandip Ray, Fei Xie
2014DATEEquivalence checking for function pipelining in behavioral synthesis.Kecheng Hao, Sandip Ray, Fei Xie
2014ITPMechanical Certification of Loop Pipelining Transformations: A Preview.Disha Puri, Sandip Ray, Kecheng Hao, Fei Xie
2013DACHandling design and implementation optimizations in equivalence checking for behavioral synthesis.Zhenkun Yang, Sandip Ray, Kecheng Hao, Fei Xie
2013FMCADPreface.Barbara Jobstmann, Sandip Ray
2013ICCDScalable trace signal selection using machine learning.Kamran Rahmani, Prabhat Mishra, Sandip Ray
2013ICCDEquivalence checking for compiler transformations in behavioral synthesis.Zhenkun Yang, Kecheng Hao, Kai Cong, Sandip Ray, Fei Xie
2012DACEquivalence checking for behaviorally synthesized pipelines.Kecheng Hao, Sandip Ray, Fei Xie
2010DATEOptimizing equivalence checking for behavioral synthesis.Kecheng Hao, Fei Xie, Sandip Ray, Jin Yang
2010VTSInnovative practices session 7C: Verification and testing challenges in high-level synthesis.Sandip Ray, Jayanta Bhadra
2009ATVAFormal Verification for High-Assurance Behavioral Synthesis.Sandip Ray, Kecheng Hao, Yan Chen, Fei Xie, Jin Yang
2009FMCADConnecting pre-silicon and post-silicon verification.Sandip Ray, Warren A. Hunt Jr.
2008FMCADMechanized Information Flow Analysis through Inductive Assertions.Warren A. Hunt Jr., Robert Bellarmine Krug, Sandip Ray, William D. Young
2007FMCADA Mechanized Refinement Framework for Analysis of Custom Memories.Sandip Ray, Jayanta Bhadra
2006LPARVerification Condition Generation Via Theorem Proving.John Matthews, J Strother Moore, Sandip Ray, Daron Vroon
2004CAVDeductive Verification of Pipelined Machines Using First-Order Quantification.Sandip Ray, Warren A. Hunt Jr.
2004FMCADProof Styles in Operational Semantics.Sandip Ray, J Strother Moore