Skip to content

Yong-Xiao Chen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

7

Venues

3

Active years

2012–2018

Best venue rank

B

Where they publish

Papers

7 indexed papers, newest first.

YearVenueTitleAuthors
2018ETSModeling and testing comparison faults of memristive ternary content addressable memories.Li-Wei Deng, Jin-Fu Li, Yong-Xiao Chen
2017ETSA built-in self-test scheme for classifying refresh periods of DRAMs.Chia-Ming Chang, Yong-Xiao Chen, Jin-Fu Li
2016ETSA built-in method for measuring the delay of TSVs in 3D ICs.Han-Yu Wu, Yong-Xiao Chen, Jin-Fu Li
2016ITCA built-in self-repair scheme for DRAMs with spare rows, columns, and bits.Chih-Sheng Hou, Yong-Xiao Chen, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, Yung-Fa Chou
2016VTSFault modeling and testing of resistive nonvolatile-8T SRAMs.Yu-Ting Li, Yong-Xiao Chen, Jin-Fu Li
2015VTSFault modeling and testing of 1T1R memristor memories.Yong-Xiao Chen, Jin-Fu Li
2012VTSTest cost optimization technique for the pre-bond test of 3D ICs.Yong-Xiao Chen, Yu-Jen Huang, Jin-Fu Li