ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning.

Zhirong Chen, Kaiyan Chang, Zhuolin Li, Cangyuan Li, Xinyang He, Chujie Chen, Mengdi Wang, Haobo Xu, Yinhe Han, Huawei Li, Ying Wang

Browse the full ACL paper archive.