Skip to content

Clock network minimization methodology based on incremental placement.

Liang Huang, Yici Cai, Qiang Zhou, Xianlong Hong, Jiang Hu, Yongqiang Lu

VenueBASPDAC
Year2005
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.