An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture.

Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama

Browse the full ASPDAC paper archive.