Minimizing clock latency range in robust clock tree synthesis.

Wen-Hao Liu, Yih-Lang Li, Hui-Chi Chen

Browse the full ASPDAC paper archive.