Multi-operand adder synthesis on FPGAs using generalized parallel counters.

Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga

Browse the full ASPDAC paper archive.