Skip to content

An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits.

Yu Pang, Katarzyna Radecka, Zeljko Zilic

VenueBASPDAC
Year2011
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.