An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits.
Yu Pang, Katarzyna Radecka, Zeljko Zilic
Browse the full ASPDAC paper archive.
Yu Pang, Katarzyna Radecka, Zeljko Zilic
Browse the full ASPDAC paper archive.