Robust analytical gate delay modeling for low voltage circuits.

Anand Ramalingam, Sreekumar V. Kodakara, Anirudh Devgan, David Z. Pan

Browse the full ASPDAC paper archive.