Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization.

Xin-Wei Shih, Chung-Chun Cheng, Yuan-Kai Ho, Yao-Wen Chang

Browse the full ASPDAC paper archive.