Clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits.

Wen-Pin Tu, Shih-Hsu Huang, Chun-Hua Cheng

Browse the full ASPDAC paper archive.