Layout techniques for on-chip interconnect inductance reduction.

Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang

Browse the full ASPDAC paper archive.