Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion.

Tomoyuki Yoda, Atsushi Takahashi, Yoji Kajitani

Browse the full ASPDAC paper archive.