A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM using low-power disturb mitigation technique.

Shusuke Yoshimoto, Masaharu Terada, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi, Masahiko Yoshimoto

Browse the full ASPDAC paper archive.