Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints.

Thomas Edison Yu, Tomokazu Yoneda, Krishnendu Chakrabarty, Hideo Fujiwara

Browse the full ASPDAC paper archive.