Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets.

Scott Little, David Walter, Nicholas Seegmiller, Chris J. Myers, Tomohiro Yoneda

Browse the full ATVA paper archive.