Skip to content

Delay Fault Models and Test Generation for Random Logic Sequential Circuits.

Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell

VenueA*DAC
Year1992
ProceedingsDAC

Browse the full DAC paper archive.