Design for Testability for Path Delay faults in Sequential Circuits.

Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell

Browse the full DAC paper archive.