A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design.

Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru

Browse the full DAC paper archive.