Skip to content

Clock Period Minimization with Minimum Delay Insertion.

Shih-Hsu Huang, Chun-Hua Cheng, Chia-Ming Chang, Yow-Tyng Nieh

VenueA*DAC
Year2007
ProceedingsDAC

Browse the full DAC paper archive.