A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training.

Hongwu Jiang, Shanshi Huang, Xiaochen Peng, Jian-Wei Su, Yen-Chi Chou, Wei-Hsing Huang, Ta-Wei Liu, Ruhui Liu, Meng-Fan Chang, Shimeng Yu

Browse the full DAC paper archive.