Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Convex delay models for transistor sizing.
Mahesh Ketkar
,
Kishore Kasamsetty
,
Sachin S. Sapatnekar
Venue
A*
DAC
Year
2000
Proceedings
DAC
DBLP record
conf/dac/KetkarKS00 ↗
Browse the full
DAC paper archive
.