Parallelizing SRAM arrays with customized bit-cell for binary neural networks.

Rui Liu, Xiaochen Peng, Xiaoyu Sun, Win-San Khwa, Xin Si, Jia-Jing Chen, Jia-Fang Li, Meng-Fan Chang, Shimeng Yu

Browse the full DAC paper archive.