RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning.

Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, Sung Kyu Lim

Browse the full DAC paper archive.