Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization.

Noel Menezes, Satyamurthy Pullela, Lawrence T. Pileggi

Browse the full DAC paper archive.