Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator.

Thomas M. Niermann, Wu-Tung Cheng, Janak H. Patel

Browse the full DAC paper archive.