Instruction encoding synthesis for architecture exploration using hierarchical processor models.

Achim Nohl, Volker Greive, Gunnar Braun, Andreas Hoffmann, Rainer Leupers, Oliver Schliebusch, Heinrich Meyr

Browse the full DAC paper archive.