Efficient Testing of Clock Regenerator Circuits in Scan Designs.

Rajesh Raina, Robert Bailey, Charles Njinda, Robert F. Molyneaux, Charlie Beh

Browse the full DAC paper archive.