Skip to content

MIXS: A mixed level simulator for large digital system logic verification.

Tohru Sasaki, Akihiko Yamada, Shunichi Kato, Terufumi Nakazawa, Kyoji Tomita, Nobuyoshi Nomizu

VenueA*DAC
Year1980
ProceedingsDAC

Browse the full DAC paper archive.