Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization.

Mingjie Liu, Walker J. Turner, George F. Kokai, Brucek Khailany, David Z. Pan, Haoxing Ren

Browse the full DATE paper archive.