Smart bit-width allocation for low power optimization in a systemc based ASIC design environment.

Arindam Mallik, Debjit Sinha, Prithviraj Banerjee, Hai Zhou

Browse the full DATE paper archive.