Hierarchy-aware and area-efficient test infrastructure design for core-based system chips.

Anuja Sehgal, Sandeep Kumar Goel, Erik Jan Marinissen, Krishnendu Chakrabarty

Browse the full DATE paper archive.