Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance.

Charlotte Soens, Geert Van der Plas, Piet Wambacq, Stphane Donnay

Browse the full DATE paper archive.