Automated Verifiability-Driven Design of Approximate Circuits: Exploiting Error Analysis.

Zdenek Vascek, Vojtech Mrazek, Luks Sekanina

Browse the full DATE paper archive.