A clock-gating based capture power droop reduction methodology for at-speed scan testing.

Bo Yang, Amit Sanghani, Shantanu Sarangi, Chunsheng Liu

Browse the full DATE paper archive.