Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs.

Lun Ye, Foong-Charn Chang, Peter Feldmann, Rakesh Chadha, Nagaraj Ns, Frank Cano

Browse the full DATE paper archive.