An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions.

Florence Azas, Yves Bertrand, Michel Renovell

Browse the full DDECS paper archive.