New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams.

Artjom Jasnetski, Jaan Raik, Anton Tsertov, Raimund Ubar

Browse the full DDECS paper archive.