Reduction of power dissipation through parallel optimization of test vector and scan register sequences.

Zdenek Kotsek, Jaroslav Skarvada, Josef Strnadel

Browse the full DDECS paper archive.