Skip to content

A synthesis method to propagate false path information from RTL to gate level.

Satoshi Ohtake, Hiroshi Iwata, Hideo Fujiwara

VenueCDDECS
Year2010
ProceedingsDDECS

Browse the full DDECS paper archive.