A new EDA flow for the mitigation of SEUs in dynamic reconfigurable FPGAs.

Boyang Du, Luca Sterpone, David Merodio Codinachs

Browse the full ETS paper archive.