A novel test time reduction algorithm for test architecture design for core-based system chips.

Sandeep Kumar Goel, Erik Jan Marinissen

Browse the full ETS paper archive.