Enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values.

Seiji Kajihara, Kewal K. Saluja, Sudhakar M. Reddy

Browse the full ETS paper archive.