On path selection for delay fault testing considering operating conditions [logic IC testing].

Bharath Seshadri, Irith Pomeranz, Sudhakar M. Reddy, Sandip Kundu

Browse the full ETS paper archive.