Skip to content

Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.

Prithviraj Banerjee, Vikram Saxena, Juan Ramon Uribe, Malay Haldar, Anshuman Nayak, Victor Kim, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, Robert Anderson

VenueAFPGA
Year2003
ProceedingsFPGA

Browse the full FPGA paper archive.