On Nominal Delay Minimization in LUT-based FPGA Technology Mapping.

Jason Cong, Yuzheng Ding

Browse the full FPGA paper archive.