Intra-masking dual-rail memory on LUT implementation for tamper-resistant AES on FPGA.

Anh-Tuan Hoang, Takeshi Fujino

Browse the full FPGA paper archive.