Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only).

Anh-Tuan Hoang, Takeshi Fujino

Browse the full FPGA paper archive.